AD-A 039070

FTD-ID(RS)I-1189-76

(D)

FOREIGN TECHNOLOGY DIVISION



MULTISHIP TECHNOLOGY - A METHOD OF INCREASING THE PACKING DENSITY WHILE SIMULTANEOUSLY DECREASING THE ASSEMBLY EXPENSE

bу


H. J. Hanke





Approved for public release; distribution unlimited.

DISCLAIMER NOTICE



THIS DOCUMENT IS BEST QUALITY AVAILABLE. THE COPY FURNISHED TO DTIC CONTAINED A SIGNIFICANT NUMBER OF PAGES WHICH DO NOT REPRODUCE LEGIBLY.

EDITED TRANSLATION

FTD-ID(RS)I-1189-76 8 November 1976 2+D-76-C-00//38

MULTISHIP TECHNOLOGY - A METHOD OF INCREASING THE PACKING DENSITY WHILE SIMULTANEOUSLY DECREASING THE ASSEMBLY EXPENSE

By: H. J. Hanke

English pages: 10

Source: XX Internationales Wissenschaftliches

Kolloquium Technische Hochschule

Ilmenau, East Germany, Nr. 3, 13-17 October

1975, PP 209-212

Country of origin: East Germany

Translated by: SCITRAN

F33657-76-D-0390

Requester; FTD/ETCK

Approved for public release; distribution unlimited.

THIS TRANSLATION IS A RENDITION OF THE ORIGINAL FOREIGN TEXT WITHOUT ANY ANALYTICAL OR EDITORIAL COMMENT. STATEMENTS OR THEORIES ADVOCATED OR IMPLIED ARE THOSE OF THE SOURCE AND DO NOT NECESSARILY REFLECT THE POSITION OR OPINION OF THE FOREIGN TECHNOLOGY DIVISION.

PREPARED BY:

TRANSLATION DIVISION FOREIGN TECHNOLOGY DIVISION WP-AFB, OHIO.

Multichip technology - a method of increasing the packing density while simultaneously decreasing the assembly expense

H. J. Hanke /209

A specific characteristic of the development of microelectronics of the 70's is, aside from the increasing degree of integration, the development and mass production of integrated elements for all classes of electronic instruments, i.e., for digital as well as analogue instrument ideas.

With the completion of semi-conductor block technology, the possibilities for realization of highly integrated elements were created. Today there are technologies available internationally for bipolar as well as for unipolar technology. With these technologies we achieve, on the one hand, larger gains through simplification of the technological process - as for example for the Trimask process, the silicon gate technique, the ion-implementation MOS technique, or the SATC and Planox procedures. On the other hand we achieve higher packing densities and switching velocities by means of new isolation methods as the DI-process, the isoplanar processes, as well as the V-ATE-process

and the VIP-process.

The necessity of realizing higher degrees of integration is based primarily on the necessity of reducing the assembly and sealing costs in eyele II of element production, in addition to the demand for increasing the switching velocities by reducing the signal pro pagation times (shortening the connecting circuit). An analysis of the costs for the producer of integrated elements shows that about 60% of the total production costs for en element rest on the assembly processes of eyele II, i.e., chip assembly and connection contacting as well as capping. In an analagous manner, for the instrument producer the costs for the logical connection of the elements for complex function units dominate, due to the necessary wiring. Thus for the central unit of the computer R 40 about 65% of the costs are material costs for multi-layerplates and plug connectors; the costs are less than 5% of the total costs.

The purely monolithic solution for increasing the degree of integration of the elements, through increasing the degree of integration of the chip while simultaneously changing from chips of the switching circle method to chips of the function method, has technological limits.

These limits are set by the following: due to the manifold of the necessary cross connections, a many-planar wiring is necessary on the chip; and due to the decreasing yield (due to the larger probability of the appearance of noise sources in the silicium substate), for larger chip surfaces, practical limits are set upon the degree of integration achievable.

A meaningful second possibility with the given

technological assumptions is the multichip technique.

characterized

This technique is by assembling several chips on

one substate, which contains the necessary connections
as vaporized or printed guide paths. In its essence

it is less an element technology than more a /210

practical connection technology of uncapped

semi-conductor block switching It represents

a new quality in packing technology.

A typical central unit of the computer generation that is currently being produced contains about 18000 integrated monolithic elements with chips of the switching circ method. Their grating connections are led out and only connected functionally in the next higher connection plane. In addition to these integrated elements there are an additional 4200 (approximately) discrete elements, expecially sieve condensors. Thus

there are a total of about 250,000 element contacts to be connected, to be connected especially via many-layer-plates. The portion of the element contacts in the total number of necessary connecting elements, however, amounts to only about 33%. I.e., for this type of integration 2/3 of the waring must be earried by plug connectors, back-wiring, and apparatus capping. By placing several chips and their direct function wiring in a multichip element, the number of necessary element contacts and plug connector contacts in the instrument decreases. Simultaneously a significant savings in printed circuit, surfaces becomes possible.

According to investigations of Thomas (1) on typical plug units of the central unit of the processing computor R 4000, the advantages shown in Fig. 1 arise for varying multichip element variations. The elimination of outer electric auxiliary elements such as building block contacting, chrouits and plug connectors, as well as their replacement by building block connecting elements produced in the collective process of switching, guaranties a significant increase of the functional security of the instruments and plants. The gain in reliability in the first variation is primarily based on the reduction of the total element connection

Multichip elements with

2...3 Chips 4...6 Chips 7...10 Chips Reducing the total number of contacts 76 ± 1 % 70 + 5 % 50 ± 5 % of the elements by Reducing the total printed circuit 60 ± 10% 50 ± 10% 40 ± 10% board area by Possible combining of plug units for 3 2 constant printed circuit board area Reducing the total number of plug 25 ± 10% 35 ± 10% 15 ± 10% connections by 16 % Improving the failure rate by 14 % 9 %


Figure 1. Reducing the assembly expenditure when transferring from monolithic elements to multichip elements, via the example of Thomas (1) of logic plug units of the processing computer R 4000.

numbers, and for the third variant is based mainly on the decrease of the total plug connecting number. Here, however, the necessary contact number per plug unit increases, and for the first variant already makes necessary a 135 pole plug connector. For higher degrees of integration we must them have plug connectors of the conventional type of connecting numbers connected in pairs or many at a time to the plug unit.

In the multichip techinique one may however not overlook that with increasing chip number per element, the repeatability tunes to zerto and is essentially restricted to the appropriate plug unit. This function-specific arrangement has significant /211 repercussions on the testing, repairing, and maintanance of replacement elements, and it needs a detailed economic discussion. The cost effectivemens of the use of multichip-elements was proved by Franck(2). From Fig. 2 we see that upon transferring to multichip elements with 8 standard chips of the switching circ's method with 3 integrated grids each, a cost reduction of about 10% in plug units and of about 20% in panels, compared with monolithic elements, is obtainable. This is in spite of an increase of the cost of the elements of about 15%. For these cost comments it was assumed that the chips are connected

via a two-plane structure with a basis of ceramic. wire-contacted to a hermitically capped element. From these calculations one may derive that an economic examination of the use of multichip elements remains incomplete if it only takes into account one element. This is because cost savings only are effective in higher connection niveaus because of a decrease of the expense for the wiring. A maximal cost reduction on panels is obtainable when the back wiring -multilayer conducting plate can be dispensed with completely due to the use of corresponding highly integrated multichip elements. For an appropriate constructive form of multichip we must consider elements, Athe problems of assembly of such elements boards on printed circuit /, as well as their compatibility with respect to assembly technology of elements are already present. With respect to the possibility of line-up on printed circuit boards, there is an upper limit for the connection number of plug elements of 50. According to investigations by Gurth(3), in such an elements one may accomadate a maximum of 25 chips. For the construction of multichip elements in a DIP casing, a one-row chip configuration is best fitted to the geometry of the casing. For a circuit grating on the wiring carrier larger than 0.2 mm, 12 to 16 may be set up. The number of element contacts is then

in the range of from 40 to 50. Because of the non-optimum placing of the wires on the long side, for larger chip numbers a many-prow chip configuration should be chosen. For a reliability-oriented discussion of the idea of an instrument it is however not to be recommended to work with such high degrees of integration. Investigations have shown (1) that the optimal chip number should be about 5. Then for a circuit grating for these elements larger than 0.2 mm, on the wiring carrier we would consider a DIP casing with a one-row chip configuration, with 16 to 22 connections, and with a row grating of 12.5 mm. With these values the necessary indications for technological development work are sufficiently well determined.



1189-76, page # 9

grating,
Fig. 2 Development of costs per \(\) from chips up

to the panel level for different multichip

element variations, according to Franck (2)

1B - Element; 2- Cost units; 3- Element;

4- Plug unit; 5- Panel.

REFERENCES

- (1) Thomas, J.
 Untersuchungen zur Zuverlässigkeit von
 Multichip-Hybridbausteinen in Vergleich
 zu Anordnungen in monolithischer Halbleiterblocktechnik auf Leiterplatten
 hinsichtlich der Kontaktierung und Kapeslung
 Diplomarbeit an der Technischen Universität Dresden, Sektion Elektronik-Technologie und Feingerätetschnik 1974
- (2) Franck, P.

 Die Kostenwirksamkeit des Einsatzes von
 Multichip-Hybridbausteinen

 Vortrag auf der VIII. Internationalen

 Tagung der Sektion Elektronik-Technologie und Feingerätetschnik der Technischen Universität Dresden 1974
- (3) Gurth, R.
 Optimale Konstruktion von Rechenanlagen
 bei Eineatz der Mikroelektronik unter
 dem Gesichtspunkt der Gesteltung von
 Verdrahtungsträgern, Teil II: Konstruktion von Bausteinen der Mikroelektronik
 unter besonderer Berückeichtigung der
 Multichiptechnik
 Dissertation en der Technischen Universität Dresden, Fakultät für Datenvererbeitung 1973
- Verfasser: Doz.Dr.-Ing.H.-J. Hanke
 Technische Universität Dresden
 Sektion Elektronik-Technologie
 und Feingerätetechnik
 8027 Dresden, Mommsenstr. 13

UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM		
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER		
FTD-ID(RS)I-1189-76				
4. TITLE (and Subtitle)		5. TYPE OF REPORT & PERIOD COVERED		
MULTISHIP TECHNOLOGY - A METH	TOD OF			
INCREASING THE PACKING DENSIT		Translation		
SIMULTANEOUSLY DECREASING THE		6. PERFORMING ORG. REPORT NUMBER		
EXPENSE				
7. AUTHOR(s)		8. CONTRACT OR GRANT NUMBER(s)		
H. J. Janke				
9. PERFORMING ORGANIZATION NAME AND ADDRESS		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS		
Foreign Technology Division		AREA & WORK UNIT NUMBERS		
Air Force Systems Command				
U. S. Air Force				
11. CONTROLLING OFFICE NAME AND ADDRESS		12. REPORT DATE		
		13-17 October 1975		
		13. NUMBER OF PAGES		
14. MONITORING AGENCY NAME & ADDRESS(if differen	t from Controlline Office)	15. SECURITY CLASS, (of this report)		
MONITORING AGENCY NAME & ADDRESS(II dilleren	Trom controlling office)	iai seggini i seggini		
		UNCLASSIFIED		
		15a. DECLASSIFICATION DOWNGRADING SCHEDULE		
		SCHEDULE		
16. DISTRIBUTION STATEM NT (this Report)				
Approved for public release; distribution unlimited.				
'7. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)				
1. DISTRIBUTION STATEMENT (of the abstract emerge in blook 20, it dinotes not not necessary				
18. SUPPLEMENTARY NOTES				
	didadle by block number			
19. KEY WORDS (Continue on reverse side if necessary an	a laentily by block number,			
20. ABSTRACT (Continue on reverse side if necessary and	identify by block number)			
09				

DISTRIBUTION LIST

DISTRIBUTION DIRECT TO RECIPIENT

ORGANIZATION	MICROFICHE	ORGANIZATION	MICROFICHE
A205 DMATC	1	E053 AF/INAKA	1
A210 DMAAC	2	E017 AF/RDQLR-W	1
B344 DIA/DS-4C	8	E404 AEDC	1
CO43 USAMIIA	1	E408 AFWL	1
C509 BALLISTIC RES LABS	1	E410 ADTC	ī
C510 AIR MOBILITY R&D	1	E413 ESD	2
LAB/FIO		FTD	
C513 PICATINNY ARSENAL	1	CCN	1
C535 AVIATION SYS COMD	1	ETID	3
C557 USAIIC	1	NIA/PHS	1
C591 FSTC	5	NICD	5
C619 MIA REDSTONE	í		
DOOR NISC	1		
H300 USAICE (USAREUR)	1		
POOS ERDA	2		
PO55 CIA/CRS/ADD/SD	ī		
NAVORDSTA (50L)	î ·		
NAVWPNSCEN (Code 121)	i		
NASA/KSI	1		
544 IES/RDPO	1		
AFIT/LD	1		
ALTI/ID	-		